Company:
QUALCOMM SEMICONDUCTORES Y SISTEMAS AVANZADOS DE BAJA CALIFORNIA
Job Area:
Engineering Group, Engineering Group > ASICS Engineering
General Summary:
Qualcomm Multimedia Validation and Integration team is a part of the Visual-Technology team and is responsible for the overall quality of Multimedia-IP in Silicon.
As a member of our MMVI team, the candidate will develop suite for verifying, validating, integrating, and debugging advanced multimedia intellectual property and related system functions in pre-silicon and post-silicon environments of Multimedia/Imaging-cores, will contribute to the bring-up, integration, debug, and quality assurance of next-generation SoCs and system platforms used in mobile, compute, AI acceleration, high-speed interfaces, connected-edge products and complete System-on-Chip use cases.
We are seeking a self-motivated and hands-on Staff Engineer with experience in multimedia hardware/software validation, system integration, embedded software, and silicon debug. The successful candidate will contribute to the validation and productization of next-generation multimedia subsystems, including image-processing pipelines, camera engines, and MIPI-based high-speed interfaces.
The candidate will work closely with system architects, hardware designers, design-verification engineers, firmware developers, software engineers, system-validation and performance teams. The role includes both individual technical ownership and cross-functional execution on bare-metal or low-level test development, emulation and post-silicon validation, hardware platform bring-up.
Principal Duties and Responsibilities
- Analyze multimedia subsystem architecture, hardware specifications, interface specifications, product use cases, and validation requirements.
- Participate in architecture, specification, design, testability, and design-for-debug reviews, and provide validation feedback before silicon availability.
- Translate requirements and specifications into structured test plans, test cases, expected results, pass/fail criteria, coverage goals, and validation status reports.
- Perform pre-silicon testing using emulation, simulation-acceleration, FPGA prototyping, or virtual-platform environments.
- Perform post-silicon bring-up, functional validation, characterization, regression testing, issue reproduction, and root-cause analysis on development and production-representative hardware platforms.
- Develop, integrate, and maintain low-level software, firmware, device drivers, test applications, diagnostic utilities, and automation used for multimedia hardware bring-up and validation.
- Perform device-level, IP-level, subsystem-level, and SoC-level validation of:
- Camera and image-processing pipelines
- Computer-vision and AI-assisted multimedia functions
- Multimedia memory, interrupt, clock, reset, security, and power-management paths
- Validate and debug MIPI CAM & Display-based interfaces & associated protocols, timing, signal-integrity, error handling, and interoperability requirements
- Debug complex hardware, firmware, driver, and system-level issues using JTAG debuggers, trace tools, oscilloscopes, logic analyzers, protocol analyzers/generators, and other laboratory equipment.
- Collaborate with Design Verification teams to reuse, adapt, or integrate DV test content and functional vectors into emulation and silicon-validation environments.
- Collaborate with software and firmware teams to enable drivers, APIs, operating-system integration, camera and display use cases, and system-level test flows.
- Document test methods, validation results, known limitations, debugging procedures, reusable workflows, and engineering recommendations.
Minimum Skills
- 6+ years of relevant experience in hardware engineering, software engineering, systems engineering, multimedia engineering, silicon validation & verification, embedded development, or system integration.
- Hands-on programming experience in C or C++ for embedded systems, firmware, device-driver development, hardware control, or low-level validation.
- Experience with Python or another scripting language for test automation, regression execution, log processing, data analysis, or laboratory automation.
- Experience in at least two or more one multimedia domains:
- Camera systems and image processing
- Video encode/decode or video-processing pipelines
- Display architecture and display processing
- Computer vision
- XR/AR multimedia systems
- GPU or multimedia compute
- Multimedia AI acceleration
- Experience developing test plans, test cases, automation, validation procedures, or debug methodologies for hardware or complex embedded systems.
- Experience with pre-silicon or post-silicon validation, hardware bring-up, system integration, or low-level hardware/software debug.
- Working knowledge of computer and SoC architecture, including processors, memory, buses/interconnects, interrupts, clocks, resets, power domains, and peripheral interfaces.
- Familiarity with JTAG/in-circuit emulation, trace analysis, crash analysis, or low-level register debug
- Working knowledge of High-Speed interfaces & Signal Integrity
- Familiarity with high-speed multimedia or peripheral interfaces
- Ability to debug interactions across hardware, firmware, drivers, test software, and system configuration.
- Familiarity with version-control systems, software-development practices, defect tracking, and technical documentation.
- Experience using Signal-generators, analyzers, oscilloscopes, high-bandwidth probes, logic analyzers
- AI/ML and Agentic Engineering Responsibilities: Apply AI/ML technologies, develop or integrate AI agents and agentic workflows that assist with tasks such as: to improve validation productivity, test development, debug & root-cause investigation, failure analysis, log interpretation, coverage analysis, validation status and report generation.
- Strong analytical, troubleshooting, problem-solving, written communication, and verbal communication skills.
- Ability to work independently, take ownership of moderately defined technical assignments, and collaborate effectively across geographically distributed engineering teams.
Preferred Skills: Applicants should have substantial experience in one or more of the following areas:
- Strong understanding of camera architectures, camera front-end pipelines, image sensors, image signal processing, pixel formats, image formats, color processing, scaling, filtering, compression, or computer-vision pipelines.
- Experience with video-codec technologies and standards, video encode/decode pipelines, multimedia data flow, performance validation, or quality analysis.
- Experience validating protocol behavior, timing parameters, electrical characteristics, signal integrity, error injection & recovery, interoperability, and conformance.
- Experience with camera-sensors operations, display-panel bring-up, High-Speed SerDes-connected systems , or third-party interoperability testing.
- Familiarity with I2C, I3C, SPI, GPIO, clocking, sensor control, and board-level signal-debug techniques.
- Familiarity with Lauterbach Trace32, ARM CoreSight & ARM-based SoCs, DSPs, embedded processors, or multimedia accelerator architectures.
- Experience with bare-metal software, RTOS environments, Linux, Android, QNX, or comparable embedded operating systems.
- Experience with compilers, linkers, startup code, scatter files or linker scripts, memory maps, boot flows, and firmware build environments.
- Familiarity with FPGA prototyping, hardware emulation, simulation acceleration, or pre-silicon system-validation platforms.
- Familiarity with Verilog, SystemVerilog, UVM, hardware design concepts, RTL simulation, schematics, or digital IC architecture.
- Familiarity with DFT/DFD, ATE/ATPG, SLT, high-volume validation, RMA debug, or production-screening concepts.
- Experience mentoring junior engineers and leading validation efforts across complex product programs.
Minimum Qualifications:
- Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
Applicants : Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [email protected] or call Qualcomm's toll-free number found here . Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
To all Staffing and Recruiting Agencies : Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
If you would like more information about this role, please contact Qualcomm Careers .