Overview
MediaTek Chip Physical Verification team is looking for qualified candidate to be part of a team that define and enable physical sign-off flow and solutions for SOC design. The candidate will be enabling technology in advanced technology nodes.
Responsibilities:
- Responsible for Full-chip Physical Verification Sign-off in area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out.
- Co-work with Place & Route team to resolve full-chip layout integration issues.
- Coordinates with internal IP owners on IP related issues.
- Coordinates with Manufacturing Team on DRC related issues.
- Provide automation solutions to improve efficiency in tape-out flow.
- Report on tapeout PV issues.
Main Requirements and Qualifications
- Bachelor/master’s degree in electrical/Electronic Engineering/Computer Science
- Familiar with IC Design front-to-backend flow
- Preferably well-versed in Calibre, ICV, Assura, Star-RCXT
- Proficient in script programming, such as Python, TCL, Perl, or C-shell
- Proficient in UNIX (Linux) platforms
- Strong communication skills, problem solving and analytical skills.
- Experience with 3D IC design (e.g., CoWoS, SoIC, EMIB) is a plus.
Location: One North, Singapore